

# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/696,759	10/29/2003	Fang-Zhong Chen	15436.247.5.1	7926
22913	7590 08/24/2004		EXAMINER	
WORKMAN NYDEGGER (F/K/A WORKMAN NYDEGGER &			NGUYEN, JIMMY	
,	SEELEY) 60 EAST SOUTH TEMPLE			PAPER NUMBER
1000 EAGLE GATE TOWER			2829	<del>-</del> -
SALT LAK	ECITY, UT 84111		DATE MAILED: 08/24/2004	

Please find below and/or attached an Office communication concerning this application or proceeding.

•) t				h			
		Application No.	Applicant(s)	•			
Office Action Summan		10/696,759	CHEN ET AL.				
	Office Action Summary	Examiner	Art Unit				
	The MAILING DATE of this commun	Jimmy Nguyen	sheet with the correspondence a	ddross			
Period fo		iication appears on the cover	sneet with the correspondence a	uqr <del>u</del> ss			
THE   - Exter after - If the - If NO - Failu Any I	ORTENED STATUTORY PERIOD F MAILING DATE OF THIS COMMUN nsions of time may be available under the provisions SIX (6) MONTHS from the mailing date of this com period for reply specified above is less than thirty (3) period for reply is specified above, the maximum so tre to reply within the set or extended period for reply reply received by the Office later than three months ed patent term adjustment. See 37 CFR 1.704(b).	IICATION. s of 37 CFR 1.136(a). In no event, however munication. 30) days, a reply within the statutory mining tatutory period will apply and will expire S y will, by statute, cause the application to	er, may a reply be timely filed num of thirty (30) days will be considered time IX (6) MONTHS from the mailing date of this become ABANDONED (35 U.S.C. § 133).	ely. communication.			
Status							
1)⊠	Responsive to communication(s) file	ed on <u>29 October 2003</u> .					
2a) <u></u> ☐	This action is FINAL.	2b)⊠ This action is non-fina	<b>l.</b>				
3)[	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is						
closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.							
Dispositi	ion of Claims						
5)□ 6)⊠	Claim(s) 1-24 is/are pending in the 4a) Of the above claim(s) is/a Claim(s) is/are allowed. Claim(s) 1-24 is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restri	are withdrawn from considera					
Applicati	ion Papers						
9)🛛	The specification is objected to by the	ne Examiner.					
10)⊠	The drawing(s) filed on 10/29/03 is/a	are: a) $oxtime$ accepted or b) $oxtime$ o	bjected to by the Examiner.				
	Applicant may not request that any object	<del></del>					
11)	Replacement drawing sheet(s) including The oath or declaration is objected to	•	- · · · · · ·				
Priority ι	ınder 35 U.S.C. § 119						
a)l	Acknowledgment is made of a claim  All b) Some * c) None of:  1. Certified copies of the priority  2. Certified copies of the priority  3. Copies of the certified copies application from the Internation  See the attached detailed Office action	documents have been receit documents have been receit of the priority documents have been receit and Bureau (PCT Rule 17.2)	ved. ved in Application No ve been received in this Nationa a)).	ıl Stage			
Attachmen	t(s)						
1) Notice 2) Notice 3) Information	te of References Cited (PTO-892) te of Draftsperson's Patent Drawing Review (Imation Disclosure Statement(s) (PTO-1449 of the No(s)/Mail Date	PTO-948) r PTO/SB/08) 5) 🔲 t	nterview Summary (PTO-413) Paper No(s)/Mail Date Notice of Informal Patent Application (PT Other:	ГО-152)			

## **DETAILED ACTION**

#### Specification

The specification of the disclosure is objected to because
 Page 7 line 19 base "18" instead of "16".

#### Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 3. Claims 1 24 are rejected under 35 U.S.C. 102(b) as being anticipated by Hashinaga et al (US 5414370).

As to claim 1, Hashinaga et al disclose (figs 1- 3) a system for testing optoelectronic devices, the system comprising:

a burn-in rack (10, fig 1) mountable within a support structure (30, fig 2), said burn-in rack (10) supports a plurality of optoelectronic devices (33, fig 3) during burn-in testing and life testing, said burn in rack (10) with said plurality of optoelectronic devices (33) being disposable in either a burn-in oven (12) or within said support structure (30, fig 2) for life testing, and

a detector assembly (38) mounted to said support structure, said detector assembly comprising a plurality of detectors (38), each of said plurality of detectors (38)

Application/Control Number: 10/696,759

Art Unit: 2829

aligning with one of said plurality of optoelectronic devices (33) to detect an output of each of said plurality of optoelectronic devices (33) during the testing.

As to claim 2, Hashinaga et al disclose (figs 1- 3) a system as recited in claim 1, wherein system further comprising a computer in electrical communication with at least one of burn in rack (10) and detector assembly (38).

As to claim 3, Hashinaga et al disclose (figs 1- 3) a system as recited in claim 2, wherein computer (46) controls life testing and burn in testing.

As to claims 4, 7, 14, Hashinaga et al disclose (figs 1-3) a system as recited in claim 1, wherein burn in rack comprises:

A rack base (10) that supports a circuit board (14); and

At least one diode support (16) disposed form and supported by rack base, at least one diode support supporting plurality of optoelectronic devices (33).

As to claims 5, 8, Hashinaga et al disclose (figs 1- 3) a system as recited in claim 1, wherein plurality of detectors (38) are organized in an array.

Application/Control Number: 10/696,759

Art Unit: 2829

As to claims 6, 12, 13, 20, Hashinaga et al disclose (figs 1- 3) a system and a method for testing optoelectronic devices, the system and method comprising:

a burn-in rack (10) having a plurality of laser diode holders (16) and electrical signal connectors (18) for electrically coupling laser diodes mounted in said holders (16) to a first electrical connector (30),

a test apparatus (12) configured to hold said burn-in rack (10) and having optical detectors (38) arranged to receive light from said laser diodes (33) mounted to said burn in rack (10) and couple output signals from said optical detectors (38) to a second electrical connector (the terminal connect to detecting unit 44),

a computer (46) coupled to said first and second electrical connectors, said computer 946) creating a drive current supplied to each laser diode and measuring the light output from said optical detectors (38).

As to claim 9, Hashinaga et al disclose (figs 1- 3) a system of claim 6, wherein electrical connectors (30) are edge connectors.

As to claim 10, Hashinaga et al disclose (figs 1-3) a system of claim 6, wherein burn in rack (10) slidably cooperates with test apparatus.

As to claim 11, Hashinaga et al disclose (figs 1-3) a system of claim 6, wherein burn in rack (10) is capable of being disposed within a burn in oven (12).

As to claim 15, Hashinaga et al disclose (figs 1- 3) a system of claim 6, wherein burn in rack (10) further comprises at least circuit board (14) electrically connected to a plurality of optoelectronic device holders (16) and plurality of optoelectronic devices (33) disposed within plurality of optoelectronic device holders (16).

As to claim 16, Hashinaga et al disclose (figs 1- 3) a system of claim 12, wherein means for detecting comprises a detector assembly having a plurality of detectors (38).

As to claim 17, Hashinaga et al disclose (figs 1-3) a system of claim 16, wherein plurality of detectors (38) detect electromagnetic waves propagated from plurality of optoelectronic devices (33).

As to claims 18, 21, Hashinaga et al disclose (figs 1-3) a system of claim 12 and method of claim 20, wherein means for detecting comprises a monitor detector (38) integrated within each of plurality of optoelectronic devices (33).

As to claim 19, Hashinaga et al disclose (figs 1-3) a system of claim 12. wherein means for delivering comprising a computer (46) electrically connected to plurality of optoelectronic devices (33) and means for detecting.

Application/Control Number: 10/696,759 Page 6

Art Unit: 2829

As to claims 22 - 24, Hashinaga et al disclose (figs 1- 3) the method further comprising step of calibrating integrated detector and optical detectors (by the computer 46) and removing burn in rack (10) and performing a burin process

### Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Jimmy Nguyen at (571) 272-1965. Any inquiry of a general nature of relating to the status of this application or proceeding should be directed to the Group receptionist whose telephone number is (703) 305-4900.

JN. August 19, 2004

> Michael Tokar Supervisory Patent Examiner Technology Center 2800

Michael J. Tokar